## IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A method comprising:

providing a semiconductor substrate that includes a memory container <u>including</u> [having] a double-sided capacitor; and

vapor phase etching a layer adjacent to the a side wall of the memory container with a vapor including [having] a surface tension lowering agent.

- 2. (Currently Amended) The method of claim 1, wherein the vapor phase etching the layer adjacent to the side wall of the memory container with the vapor having the surface tension lowering agent comprises vapor phase etching the layer adjacent to the side wall of the memory container with the vapor including [having] a carboxylic.
- 3. (Canceled)
- 4. (Currently Amended) The method of claim 1, wherein the vapor phase etching the layer adjacent to the side wall of the memory container with the vapor having the surface tension lowering agent comprises vapor phase etching an oxide layer adjacent to the side wall of the memory container.
- 5. (Currently Amended) The method of claim 1, wherein the vapor phase etching the layer adjacent to the side wall of the memory container with the vapor having the surface tension lowering agent comprises vapor phase etching a borophosphosilicate glass (BPSG) material adjacent to the side wall of the memory container.

Dkt: 303.871US1

- (Currently Amended) The method of claim 1, wherein the vapor phase etching the layer 6. adjacent to the side wall of the memory container with the vapor having the surface tension lowering agent comprises vapor phase etching the layer adjacent to the side wall of the memory container with the vapor including [having] hydrogen fluoride and an etch initiator composition.
- (Currently Amended) A method comprising: 7.

providing a semiconductor substrate that includes a double-sided capacitor memory container; and

etching a layer adjacent to a side wall of the double-sided capacitor memory container with [a] vapor comprising vapor for reducing surface tension that includes methanol.

- (Currently Amended) The method of claim 7, wherein the etching the layer adjacent to 8. the side wall of the double-sided capacitor memory container with the vapor that includes methanol comprises etching an insulator layer adjacent to the side wall of the double-sided capacitor memory container with the vapor comprising vapor for reducing surface tension that includes methanol.
- 9. (Currently Amended) The method of claim 7, wherein the etching the layer adjacent to the side wall of the double-sided capacitor memory container with the vapor that includes methanol comprises etching a doped oxide layer adjacent to the side wall of the double-sided capacitor memory container with the vapor comprising vapor for reducing surface tension that includes methanol.
- (Currently Amended) The method of claim 7, wherein the etching the layer adjacent to 10. the side wall of the double sided capacitor memory container with the vapor that includes methanol comprises etching an insulator layer adjacent to the side wall of the double-sided

Dkt: 303.871US1

Title: SEMICONDUCTOR FABRICATION THAT INCLUDES SURFACE TENSION CONTROL

capacitor memory container with the vapor comprising vapor for reducing surface tension that includes hydrogen [fluouride] fluoride.

(Currently Amended) A method of fabricating a semiconductor circuit element 11. [substrate], the method comprising:

placing a semiconductor substrate that includes a double-sided capacitor container in a chamber; and

vapor phase etching a layer adjacent to a side wall of the double-sided capacitor container with a vapor that includes hydrogen [fluouride] fluoride, an etch initiator composition and a surface tension lowering composition that includes an alcohol.

- (Currently Amended) The method of claim 11, wherein the vapor phase etching the layer 12. adjacent to the side wall of the double sided capacitor container with the vapor that includes hydrogen fluoride, the etch initiator composition and alcohol comprises vapor phase etching an oxide layer adjacent to the side wall of the double-sided capacitor container with the vapor that includes hydrogen fluoride, the etch initiator composition and the surface tension lowering composition that includes alcohol.
- (Currently Amended) The method of claim 11, wherein the vapor phase etching the layer 13. adjacent to the side wall of the double-sided capacitor container with the vapor that includes hydrogen fluoride, the etch initiator composition and alcohol comprises vapor phase etching an insulator layer adjacent to the side wall of the double-sided capacitor container with the vapor that includes hydrogen fluoride, the etch initiator composition and the surface tension lowering composition that includes alcohol.

•

Dkt: 303.871US1

- (Currently Amended) The method of claim 11, wherein the vapor phase etching the layer 14. adjacent to the side wall of the double sided capacitor container with the vapor that includes hydrogen fluoride, the etch initiator composition and alcohol comprises vapor phase etching a layer adjacent to the side wall of the double-sided capacitor container with the vapor that includes hydrogen fluoride, the etch initiator composition and the surface tension lowering composition that includes [a] methanol.
- (Currently Amended) The method of claim 11, wherein the vapor phase etching the layer 15. adjacent to the side wall of the double-sided capacitor container with the vapor that includes hydrogen fluoride, the etch initiator composition and alcohol comprises vapor phase etching a layer adjacent to the side wall of the double-sided capacitor container with the vapor that includes hydrogen fluoride, H<sub>2</sub>O and the surface tension lowering composition that includes [an] isopropyl alcohol.
- (Currently Amended) A method of fabricating an integrated circuit, the method 16. comprising:

housing the integrated circuit in a vapor etch chamber; and

vapor phase etching an insulator layer formed adjacent to a double-sided capacitor container in the integrated circuit with a vapor including a surface tension lowering agent, wherein the vapor phase etching of the [oxide] insulator layer comprises inserting a vapor comprised of a hydrogen fluoride and isopropyl alcohol into the vapor etch chamber.

(Original) The method of claim 16, further comprising heating the hydrogen fluoride and 17. the isopropyl alcohol prior to inserting the vapor into the vapor etch chamber.

18. (Currently Amended) The method of claim 16, wherein the vapor phase etching the insulator layer formed adjacent to the double-sided capacitor container in the integrated circuit comprises vapor phase etching a doped oxide layer formed adjacent to the double-sided capacitor

container in the integrated circuit.

19. (Currently Amended) The method of claim 16, wherein the vapor phase etching the insulator layer formed adjacent to the double sided capacitor container in the integrated circuit

comprises vapor phase etching a borophosphosilicate glass (BPSG) layer formed adjacent to the

double-sided capacitor container in the integrated circuit.

20. (Currently Amended) The method of claim 16, wherein the inserting the vapor

comprised of hydrogen fluoride and isopropyl alcohol into the vapor etch chamber comprises

inserting the vapor comprised of hydrogen fluoride, isopropyl alcohol and an etch initiator

composition into the vapor etch chamber.

21. (Currently Amended) A method comprising:

placing a substrate that includes an array of memory into a chamber, the array of memory

having at least one memory container with a side wall with an embedded capacitor; and

vapor phase etching of a layer of an insulator material formed adjacent to the side wall,

wherein the vapor phase etching comprises:

mixing a hydrogen fluoride with a vapor including a surface tension lowering

agent including isopropyl alcohol to form a mixed vapor; and

inserting the mixed vapor into the chamber.

22. (Original) The method of claim 21, further comprising heating the hydrogen fluoride and

the isopropyl alcohol prior to inserting the mixed vapor into the vapor etch chamber.

- (Currently Amended) The method of claim 21, wherein the mixing the hydrogen fluoride 23. and the isopropyl alcohol to form the mixed vapor comprises mixing the hydrogen fluoride, the isopropyl alcohol and an etch initiator composition to form the mixed vapor.
- (Currently Amended) The method of claim 21, wherein the vapor phase etching of the 24. laver of the insulator material formed adjacent to the side wall comprises vapor phase etching of a layer of oxide formed adjacent to the side wall.
- (Currently Amended) The method of claim 21, wherein the vapor phase etching of the 25. layer of the insulator material formed adjacent to the side wall comprises vapor phase etching of a layer of silicon dioxide formed adjacent to the side wall.
- (Currently Amended) A method for fabricating a semiconductor substrate, the method 26. comprising:

placing the semiconductor substrate that includes a memory container into a vapor etching chamber, wherein a side wall of the memory container includes a double-sided capacitor; and

vapor phase etching of a layer of an insulator material formed adjacent to the side wall of the memory container, wherein the vapor phase etching comprises:

mixing an etch initiator composition and surface tension reducing composition including hydrogen fluoride and alcohol to form a mixed vapor;

heating the mixed vapor; and

inserting the mixed vapor into the vapor etching chamber.

27. (Currently Amended) The method of claim 26, wherein the mixing the etch initiator composition and hydrogen fluoride and alcohol to form the mixed vapor comprises mixing the Title: SEMICONDUCTOR FABRICATION THAT INCLUDES SURFACE TENSION CONTROL

etch initiator composition and the surface tension reducing composition including hydrogen fluoride and methanol to form the mixed vapor.

- 28. (Currently Amended) The method of claim 26, wherein the mixing the etch initiator composition and hydrogen fluoride and alcohol to form the mixed vapor comprises mixing the etch initiator composition and the surface tension reducing composition including hydrogen fluoride and isopropyl alcohol to form the mixed vapor
- 29. (Currently Amended) The method of claim 26, wherein the vapor phase etching of the layer of the insulator material formed adjacent to the side wall of the memory container comprises vapor phase etching of a layer of silicon nitride formed adjacent to the side wall of the memory container.
- 30. (Currently Amended) The method of claim 26, wherein the vapor phase etching of the layer of the insulator material formed adjacent to the side wall of the memory container comprises vapor phase etching of a layer of silicon oxynitride formed adjacent to the side wall of the memory container.
- 31. (Original) A method comprising:

placing a semiconductor substrate into a chamber; and

vapor phase etching of an insulator material formed adjacent to a double-sided container on a semiconductor substrate, wherein the vapor phase etching comprises:

forming a vapor that includes an  $H_2O$  vapor, an HF gas and a surface tension lowering agent; and

inserting the vapor into the chamber.

Page 11

Dkt: 303.871US1

- (Currently Amended) The method of claim 31, wherein the forming the vapor that 32. includes H2O, hydrogen fluoride and the surface tension lowering agent comprises forming the vapor that includes H<sub>2</sub>O, hydrogen fluoride and carboxylic.
- (Currently Amended) The method of claim 31, wherein the forming the vapor that 33. includes H2O, hydrogen fluoride and the surface tension lowering agent comprises forming the vapor that includes H<sub>2</sub>O, hydrogen fluoride and alcohol.
- (Currently Amended) The method of claim 31, wherein the forming the vapor that 34. includes H2O, hydrogen fluoride and the surface tension lowering agent comprises forming the vapor that includes H<sub>2</sub>O, hydrogen fluoride and isopropyl alcohol.
- (Currently Amended) The method of claim 31, wherein the forming the vapor that 35. includes H2O, hydrogen fluoride and the surface tension lowering agent comprises forming the vapor that includes H<sub>2</sub>O, hydrogen fluoride and methanol.
- (Currently Amended) The method of claim 31, wherein the vapor phase etching of the 36. insulator material formed adjacent to the double-sided container on the semiconductor substrate comprises vapor phase etching of a silicon dioxide material formed adjacent to the double-sided container on the semiconductor substrate.
- (Currently Amended) The method of claim 31, wherein the vapor phase etching of the 37. insulator material formed adjacent to the double sided container on the semiconductor substrate comprises vapor phase etching of a doped oxide material formed adjacent to the double-sided container on the semiconductor substrate.

(Currently Amended) A method for fabricating a memory array, the method comprising: 38. forming at least one memory container in a borophosphosilicate glass (BPSG) material on a substrate, wherein a side wall of the at least one memory container includes a double-sided capacitor; and

removing at least a part of the BPSG material based on a vapor wet etch operation with a vapor including a surface tension lowering agent comprising [comprised of] hydrogen fluoride and alcohol.

- (Currently Amended) The method of claim 38, wherein the removing the at least a part 39. of the BPSG material based on the vapor wet etch operation with the vapor comprised of hydrogen fluoride and alcohol comprises removing the at least a part of the BPSG material based on the vapor wet etch operation with the vapor including a surface tension lowering agent comprising [comprised of] hydrogen fluoride and isopropyl alcohol.
- (Currently Amended) The method of claim 38, wherein the removing the at least a part 40. of the BPSG material based on the vapor wet etch operation with the vapor comprised of hydrogen fluoride and alcohol comprises removing the at least a part of the BPSG material based on the vapor wet etch operation with the vapor including a surface tension lowering agent comprising [comprised of] hydrogen fluoride and methanol.

## (Original) A method comprising: 41.

forming at least one memory container in an oxide, wherein a side wall of the at least one memory container includes a double-sided capacitor; and

vapor wet etching of a layer of the oxide with a vapor comprised of hydrogen fluoride, an etch initiator composition and a surface tension lowering agent.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 10/789,800

Filing Date: February 27, 2004

Title: SEMICONDUCTOR FABRICATION THAT INCLUDES SURFACE TENSION CONTROL

Page 13 Dkt: 303.871US1

42. (Currently Amended) The method of claim 41, wherein the forming the at least one

memory container in the oxide comprises forming the at least one memory container in silicon

oxide.

•

43. (Currently Amended) The method of claim 41, wherein the vapor wet etching of a layer

of the oxide with a vapor comprised of hydrogen fluoride, the etch initiator composition and a

surface tension lowering agent comprises vapor wet etching of a layer of the oxide with a vapor

comprised of hydrogen fluoride, the etch initiator composition and an alcohol.

44. (Currently Amended) The method of claim 41, wherein the vapor wet etching of a layer

of the oxide with a vapor comprised of hydrogen fluoride, the etch initiator composition and a

surface tension lowering agent comprises vapor wet etching of a layer of the oxide with a vapor

comprised of hydrogen fluoride, the etch initiator composition and [an] isopropyl alcohol.

45. (Currently Amended) The method of claim 41, wherein the vapor wet etching of a layer

of the oxide with a vapor comprised of hydrogen fluoride, the etch initiator composition and a

surface tension lowering agent comprises vapor wet etching of a layer of the oxide with a vapor

comprised of hydrogen fluoride, the etch initiator composition and methanol.

46-95. (Canceled)